Guest
How do I keep connectivity working properly when I flatten transistors? Specifically, the diffusion regions that are different nets but need to touch in order to form a transistor. If I draw two RX rectangles touching each other under a gate for the drain and source, then connectivity thinks I'm shorting the two rectangles together.