Guest
Hello,
Is there a way in Verilog to create a real binary files (not ASCII
binary representation) while simulating?
Thank you
Is there a way in Verilog to create a real binary files (not ASCII
binary representation) while simulating?
Thank you