cosimulation

R

ram

Guest
I am prototyping a IP core which was written in verilog languge in
cyclone II FPGA.My application engineer wrote code in C for
application level.Can i simulate the both in cadence simulation
environment so that i can find the bug in real environment .Can anyone
suggest on this.I am in desperate situation.Please help me.
Thanking you kumar
 
On Mon, 02 Jul 2007 19:31:25 -0700, ram <vsrpkumar@rediffmail.com> wrote:

I am prototyping a IP core which was written in verilog languge in
cyclone II FPGA.My application engineer wrote code in C for
application level.Can i simulate the both in cadence simulation
environment so that i can find the bug in real environment .Can anyone
suggest on this.I am in desperate situation.Please help me.
Thanking you kumar
Click to expand...
You didn't say which simulator you're trying to use. If it's ncsim (or
ncverilog), you can link in C code either via SystemC, or using
VPI (Verilog Programming Interface).

Regards,

Andrew.
--
Andrew Beckett
Senior Solution Architect
Cadence Design Systems, UK.
 
I am using ncverilog compiler.How to use systemC.Can u provide
document or link for that .Please help me.Thanking you
VSRPKUMAR


On Jul 5, 10:27 pm, Andrew Beckett <andr...@DcEaLdEeTnEcTe.HcIoSm>
wrote:
On Mon, 02 Jul 2007 19:31:25 -0700, ram <vsrpku...@rediffmail.com> wrote:
I am prototyping a IP core which was written in verilog languge in
cyclone II FPGA.My application engineer wrote code in C for
application level.Can i simulate the both in cadence simulation
environment so that i can find the bug in real environment .Can anyone
suggest on this.I am in desperate situation.Please help me.
Thanking you kumar

You didn't say which simulator you're trying to use. If it's ncsim (or
ncverilog), you can link in C code either via SystemC, or using
VPI (Verilog Programming Interface).

Regards,

Andrew.
--
Andrew Beckett
Senior Solution Architect
Cadence Design Systems, UK.
Click to expand...
 
On Fri, 06 Jul 2007 20:07:49 -0700, ram <vsrpkumar@rediffmail.com> wrote:

I am using ncverilog compiler.How to use systemC.Can u provide
document or link for that .Please help me.Thanking you
VSRPKUMAR
Click to expand...
This will be covered in the documentation for the IUS version you have. Access
it using "cdsdoc", or "cdnshelp" if you're using IUS61. The PDF files can also
be found under <IUSinstDir>/doc/ncsc* .

Andrew.

--
Andrew Beckett
Senior Solution Architect
Cadence Design Systems, UK.
 
You must log in or register to reply here.

Welcome to EDABoard.com

Sponsor

Back
Top