CONVERTOR - System C to Verilog

[vikshik]

Hi Every1

i'm writing convertor for SystemC to verilog. i'm using FLEX for same. Can
anybody tell me how to handle "disable block" and nested loops.

REGARDS
VIKAS