K
kb33
Guest
Hi ,
Is there a "Synthesizable" way of converting a real number to an
integer and vice versa in Verilog?
Thanks
kb33
Is there a "Synthesizable" way of converting a real number to an
integer and vice versa in Verilog?
Thanks
kb33