G
Gregor
Guest
Hello
I have got 2 reset signals. One reset is a global reset, which is active
when my whole Core is started or restarted.
Then I have got for a module a second rst which resets me the accumulator
after each computation. At the moment it looks
like this.
sync: process(clk, rst, rst_accu)
begin
if rst = '1' then
op1 <= (others => '0');
accu1 <= (others => '0');
elsif rst_accu = '1' then
op1 <= (others => '0');
accu1 <= (others => '0');
elsif clk'event and clk = '1' then
..........
Is it possible to write this in one if? Like in C where I can use "or" to
find out if one of the 2 cases is true?
somthing like this
If (rst ='1' | rst_accu='1') then
cheers
Greg
I have got 2 reset signals. One reset is a global reset, which is active
when my whole Core is started or restarted.
Then I have got for a module a second rst which resets me the accumulator
after each computation. At the moment it looks
like this.
sync: process(clk, rst, rst_accu)
begin
if rst = '1' then
op1 <= (others => '0');
accu1 <= (others => '0');
elsif rst_accu = '1' then
op1 <= (others => '0');
accu1 <= (others => '0');
elsif clk'event and clk = '1' then
..........
Is it possible to write this in one if? Like in C where I can use "or" to
find out if one of the 2 cases is true?
somthing like this
If (rst ='1' | rst_accu='1') then
cheers
Greg