B
bxbxb3
Guest
can any one tell me how to double the frequency of clock? i have tried the
ckt shown below:
___________________
|____ _____ |
))\--|d q|---|----clk_out
__))/ | |
| | |
global_clk--------|-------|clk__|
clk_out is xored with global clk and given as an input to d flip flop.
will the above circuit work? is so how to write VHDL code for it? i have
tried
1. process(global_clk)
if global_clk'event and global_clk='1' then
2. process(global_clk)
if global_clk'event then
etc etc, but didn't work
ckt shown below:
___________________
|____ _____ |
))\--|d q|---|----clk_out
__))/ | |
| | |
global_clk--------|-------|clk__|
clk_out is xored with global clk and given as an input to d flip flop.
will the above circuit work? is so how to write VHDL code for it? i have
tried
1. process(global_clk)
if global_clk'event and global_clk='1' then
2. process(global_clk)
if global_clk'event then
etc etc, but didn't work