D
Daniel Pitts
Guest
So, I have this algorithm. It's pretty simple. It works well on an MCU,
which is fine and all, but if I could make it cheaper by using ICs
instead, that'd be cool. This is mostly academic.
Basically, I need 64x12*2 bits of memory. That's 2 banks of 8x8x12 bits.
Each bank is one "buffer". While an external circuit is writing to one,
this circuit will be reading from the other.
So I'll need something that can select which bank the circuit is reading
from, as well as the external circuit is writing to.
I need a "clock" or "timer" that runs at about 60KHz
I need at least a 10bit counter.
The lower 3 bits of the counter control which "row" I have selected on a
1-of-8 demuxer.
The next 3 bits are control which column to read from in the buffer.
(buffer address basically the lower 6 bits).
For each of the three nibbles at that address, I compare that magnitude
to the high 4 bits of the counter. The result of that comparison is then
pushed into a shift register (one register per nibble).
Now, the full circuit needs the shift-registers and demuxer, regardless
of whether or not I use an MCU, so those shouldn't factor into the
price, unless there is a counter where the lower 3 bits are pre-decoded.
An MCU with enough processing power and memory costs < $1 (about $0.67
for the SOIC package). Can I do this cheaper with non-MCU parts?
I haven't been able to find a way, but I'm not entirely sure what I'm
looking for.
Thanks,
Daniel.
which is fine and all, but if I could make it cheaper by using ICs
instead, that'd be cool. This is mostly academic.
Basically, I need 64x12*2 bits of memory. That's 2 banks of 8x8x12 bits.
Each bank is one "buffer". While an external circuit is writing to one,
this circuit will be reading from the other.
So I'll need something that can select which bank the circuit is reading
from, as well as the external circuit is writing to.
I need a "clock" or "timer" that runs at about 60KHz
I need at least a 10bit counter.
The lower 3 bits of the counter control which "row" I have selected on a
1-of-8 demuxer.
The next 3 bits are control which column to read from in the buffer.
(buffer address basically the lower 6 bits).
For each of the three nibbles at that address, I compare that magnitude
to the high 4 bits of the counter. The result of that comparison is then
pushed into a shift register (one register per nibble).
Now, the full circuit needs the shift-registers and demuxer, regardless
of whether or not I use an MCU, so those shouldn't factor into the
price, unless there is a counter where the lower 3 bits are pre-decoded.
An MCU with enough processing power and memory costs < $1 (about $0.67
for the SOIC package). Can I do this cheaper with non-MCU parts?
I haven't been able to find a way, but I'm not entirely sure what I'm
looking for.
Thanks,
Daniel.