cdb2oa : Pcell evaluation fails in OA but works in CDB

V

vivek

Guest
Hi

We have cadence version version IC6.1.3.500.13.

After cdb2oa conversion Pcells are not coming properly. It says
that "PCELL EVALUATION FAILED"

In OA, after instantiating the transistor "pmos" in a layout view


It says that

\w *WARNING* Pcell evaluation for pcellTechFile/pmos/layout has the
following error(s):
\w *WARNING* ("error" 0 t nil ("*Error* Cannot find rule in technology
file. Rule:\"minSpacing\" (\"CT_L006\" \"drawing\") (\"PO_L005\"
\"drawing\")"))
\w *WARNING* Error kept in "errorDesc" property of the label
"pcellEvalFailed" on layer/purpose "marker/error" in the submaster.

In OA techfile the corresponding rule is defined in the constraint
group "foundry" as


( minSpacing1 ("CT_L006" "drawing") ("PO_L005"
"drawing") 0.08 )


ie. , the rule is defined for "minSpacing1" instead of "minSpacing"


But in the CDB techfile the same rule is defined in the "physical
rules" section as

( minSpacing1 ("CT_L006" "drawing") ("PO_L005" "drawing")
0.08 )

here also the rule is defined for "minSpacing1" instead of
"minSpacing"


In CDB the Pcells are coming properly without "pcell evaluation fail"
even though the rule for minSpacing is not defined in both the
techfiles.

But in OA the pcell evaluation fails with the above error .

In OA if i add the rule

( minSpacing ("CT_L006" "drawing") ("PO_L005" "drawing")
0.08 )

it fails with other spacing rule or enclosure error similar to the
previous one.

My suspection falls in two ways

1.Some skill functions calculating minSpacing from minSpacing1 &
minSpacing2 are not loaded or executed.

If so,then how to check that while translting from cdb2oa?

Also i saw in the document about the unix environment variable
CHECK_SKILL which is defined as follows.

"If the CHECK_SKILL variable is not set, the current bahaviour will be
retained, otherwise a check will be performed to find out whether or
not the pcell SKILL code dumped is correct"

details regarding to which value this variable has to be set & other
detailed info about this are not available in our document.

2.While translating the PCELL skill functions the rule "minSpacing1"
is translated as "minSpacing"


If so then , how to make this translation proper?

Is there any environment variable or parameters have to be
passed along with the cdb2oa command?

I am doing this cdb2oa translation through command line & not through
GUI.


Anticipating ur reply,


Thank in advance.

vivek.
 
In my experience the foundry will advise to use the version of the
tools they used for validating the PDK. Is it necessary to use IC613
instead of IC5141?
 

Welcome to EDABoard.com

Sponsor

Back
Top