M
Mike Treseler
Guest
sana wrote:
Try it and see.
-- Mike Treseler
I don't think it would for an FPGA target.Can anybody tell me what is canonical adder?I know that this
method,higher order terms are written first.Can anybody tell me how
will the delay get reduced with this approach??
Try it and see.
-- Mike Treseler