boolean to std_logic

V

valentin tihomirov

Guest
Is there any standard package that can convert TRUE to '1' and FALSE to '0'?
Should I write my function? Why there isn't implicit sythax of that?
 
Please ignore this message it was sent to appropriate comp.lang.vhdl group.
 

Welcome to EDABoard.com

Sponsor

Back
Top