Bidirectional Bus delay modeling

[David Kepley]

I need to model my board delay from my FPGA model from/to my SDRAM model. I
was trying to do this in Modelsim using a specy block, but can't seem to get
it right...

Dave K.