Bare board test acceptable yield

G

Greg Neff

Guest
I remember seeing a requirement somewhere (maybe in an IPC standard?)
that has a requirement along the lines of "if x% of bare printed
boards fail bare board testing (shorts and continuity) then the entire
lot shall be rejected". Can anyone point to a standard on this?

================================

Greg Neff
VP Engineering
*Microsym* Computers Inc.
greg@guesswhichwordgoeshere.com
 
On Fri, 14 May 2004 16:09:42 -0400, Greg Neff wrote:

I remember seeing a requirement somewhere (maybe in an IPC standard?)
that has a requirement along the lines of "if x% of bare printed
boards fail bare board testing (shorts and continuity) then the entire
lot shall be rejected". Can anyone point to a standard on this?

================================

Greg Neff
VP Engineering
*Microsym* Computers Inc.
greg@guesswhichwordgoeshere.com
Try www.ipc.org :) and google.
--
Best Regards,
Mike
 
On Sun, 16 May 2004 04:09:29 -0400, Active8 <reply2group@ndbbm.net>
wrote:

On Fri, 14 May 2004 16:09:42 -0400, Greg Neff wrote:

I remember seeing a requirement somewhere (maybe in an IPC standard?)
that has a requirement along the lines of "if x% of bare printed
boards fail bare board testing (shorts and continuity) then the entire
lot shall be rejected". Can anyone point to a standard on this?

================================

Greg Neff
VP Engineering
*Microsym* Computers Inc.
greg@guesswhichwordgoeshere.com

Try www.ipc.org :) and google.
Been there, done that. We are a member of IPC and we have the IPC
standards here (many binders full of stuff), but I couldn't put my
finger on anything. I don't think it was an IPC document I was
looking at. I wish I could remember where I read this...

================================

Greg Neff
VP Engineering
*Microsym* Computers Inc.
greg@guesswhichwordgoeshere.com
 

Welcome to EDABoard.com

Sponsor

Back
Top