Asynchronous up/down counter

J

Jan Behrend

Guest
Hello list,

the CY7C460A is an 8k deep, asynchronous FIFO :

ftp://ftp.mpifr-bonn.mpg.de:/outgoing/jbehrend/cy7c460a.pdf

What I want to do is to precisely keep track of the fill level. So I
need a counter which reacts to falling edges of two asynchronous signals
(/WR /RD).
This design is to be put into a Xilnix Coolrunner CPLD (Xpla3).

Has anyone done this before or can help how to go about this?

Cheers Jan Behrend

--
Jan Behrend
Max-Planck-Institut für Radioastronomie
Abteilung für Infrarot-Interferometrie Tel: (+49) 228 525 319
Auf dem Hügel 69 Fax: (+49) 228 525 411
D-53121 Bonn (Germany) jbehrend@mpifr-bonn.mpg.de
http://www.mpifr-bonn.mpg.de
PGP public key:
ftp://ftp.mpifr-bonn.mpg.de:/outgoing/jbehrend/jbehrend-gpg.asc
 

Welcome to EDABoard.com

Sponsor

Back
Top