ANNOUNCE: Verilog 200x (synthesizable subset) Parser project

I released the 1st version of a baseline (lexer + parser, but no
tree) Verilog parser.

I have immediate uses for it, which I will keep updating via:
http://v2kparse.blogspot.com.

You can download, join the project, etc. via: http://v2kparse.sourceforge.net