ANNC: WebPACK 6.1 tutorials

[Dave Vanden Bout]

We have released two tutorials that show how to create FPGA designs
using Xilinx WebPACK 6.1:

http://www.xess.com/appnotes/webpack-6_1-xsa.pdf
This tutorial shows design examples for a SpartanII FPGA on an XESS
XSA Board.

http://www.xess.com/appnotes/webpack-6_1-xsb.pdf
This tutorial shows design examples for a SpartanIIE FPGA on an XESS
XSB Board.

At the risk of providing too much information, here is a list of topics
covered in these tutorials:

This tutorial shows the use of the WebPACK tools on two simple design examples:

§ an LED decoder and
§ a counter which displays its current value on a seven-segment LED.

Along the way, you will see:
§ How to start an FPGA project.
§ How to target a design to a particular type of FPGA.
§ How to describe a logic circuit using VHDL and/or schematics.
§ How to detect and fix VHDL syntactical errors.
§ How to synthesize a netlist from a circuit description.
§ How to fit the netlist into an FPGA.
§ How to check device utilization and timing for an FPGA.
§ How to generate a bitstream for an FPGA.
§ How to download a bitstream to program an FPGA.
§ How to test the programmed FPGA.

--

|| Dr. Dave Van den Bout XESS Corp. (919) 363-4695 ||
|| devb@xess.com PO Box 33091 ||
|| http://www.xess.com Raleigh NC 27636 USA FAX919) 367-2946 ||

 

[Glen Herrmannsfeldt]

"Dave Vanden Bout" <devb@xess.com> wrote in message
news:3FA148D7.FF7C45B4@xess.com...

We have released two tutorials that show how to create FPGA designs
using Xilinx WebPACK 6.1:

(snip)

Along the way, you will see:
§ How to start an FPGA project.
§ How to target a design to a particular type of FPGA.
§ How to describe a logic circuit using VHDL and/or schematics.
§ How to detect and fix VHDL syntactical errors.
§ How to synthesize a netlist from a circuit description.
§ How to fit the netlist into an FPGA.
§ How to check device utilization and timing for an FPGA.
§ How to generate a bitstream for an FPGA.
§ How to download a bitstream to program an FPGA.
§ How to test the programmed FPGA.

I have downloaded it, but not tried it yet. I do wonder if there is any
support for verilog?

-- glen

 

[Dave Vanden Bout]

Glen Herrmannsfeldt wrote:

"Dave Vanden Bout" <devb@xess.com> wrote in message
news:3FA148D7.FF7C45B4@xess.com...
We have released two tutorials that show how to create FPGA designs
using Xilinx WebPACK 6.1:

(snip)

Along the way, you will see:
§ How to start an FPGA project.
§ How to target a design to a particular type of FPGA.
§ How to describe a logic circuit using VHDL and/or schematics.
§ How to detect and fix VHDL syntactical errors.
§ How to synthesize a netlist from a circuit description.
§ How to fit the netlist into an FPGA.
§ How to check device utilization and timing for an FPGA.
§ How to generate a bitstream for an FPGA.
§ How to download a bitstream to program an FPGA.
§ How to test the programmed FPGA.

I have downloaded it, but not tried it yet. I do wonder if there is any
support for verilog?

-- glen

WebPACK supports Verilog. You will go through the same operations, dialogs,
windows, etc whether you use Verilog or VHDL so the tutorial should still be
applicable. The only added effort is to develop your own Verilog code to
replace the VHDL already given for the LED decoder and the counter.


--
|| Dr. Dave Van den Bout XESS Corp. (919) 363-4695 ||
|| devb@xess.com PO Box 33091 ||
|| http://www.xess.com Raleigh NC 27636 USA FAX919) 367-2946 ||

 

[Glen Herrmannsfeldt]

"Dave Vanden Bout" <devb@xess.com> wrote in message
news:3FA18F22.83975E8C@xess.com...

WebPACK supports Verilog. You will go through the same operations,
dialogs,
windows, etc whether you use Verilog or VHDL so the tutorial should still
be
applicable. The only added effort is to develop your own Verilog code to
replace the VHDL already given for the LED decoder and the counter.

Thanks. There was once a discussion that seemed to say that verilog is used
for ASICs and VHDL for FPGA's. I wanted to be sure.

-- glen