ANN: SystemVerilog Program Blocks - Project VeriPage Update

[Swapnajit Mittra]

[For automatic updates, subscribe to Project VeriPage newsle­tter:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>]

In this month's article Project VeriPage looks into
SystemVerilog program block construct which addresses the
issue of race condition between a design and its test bench.
It shows you how you can use program blocks to get around
race conditions to produce a test bench much faster.

<URL: http://www.project-veripage.com/program_blocks_1.php>

Project VeriPage has a plethora of articles on Verilog to PL­I
to SystemVerilog. Here are some:

o SystemVerilog Structure and Unions:
<URL: http://www.project-veripage.com/sv_structure.php>

o SystemVerilog DPI Tutorial:
<URL: http://www.project-veripage.com/dpi_tutorial_1.php>

o Little Bit of History (of HDL):
<URL: http://www.project-veripage.com/history.php>