About VCS code Coverage

Guest
hi guys,

I am using vcs to do verilog code coverage test. One strange thing is
that when i use -cm cond to do condition coverage, expressions before
(?:) operator can not be analyzed. This is different from what is
described in the tutorial. Anyone can help?
 
Hi,
As per VCS doc it should work. Can you elaborate with a small code as
to what you mean by "expressions before (?:) operator can not be
analyzed.". Which VCS version do you use (do vcs -ID)

Regards
Ajeetha, CVC
www.noveldv.com

Zhengyuan.Quan@gmail.com wrote:
hi guys,

I am using vcs to do verilog code coverage test. One strange thing is
that when i use -cm cond to do condition coverage, expressions before
(?:) operator can not be analyzed. This is different from what is
described in the tutorial. Anyone can help?
 

Welcome to EDABoard.com

Sponsor

Back
Top