A STA problem by PrimeTime

N

nig

Guest
Hi,
Recently, I comes up against a problem about STA by tool PrimeTime.
After runing constraints, I check timing by check_timing.
And warnings is "There are 19 registers clock pin with no clock"!
How can I find those registers with no clock?
Help me!
Thanks!
 
sino_crane@yahoo.com.cn (nig) wrote in message news:<3e7f9fe5.0402042155.40ce0f56@posting.google.com>...
Hi,
Recently, I comes up against a problem about STA by tool PrimeTime.
After runing constraints, I check timing by check_timing.
And warnings is "There are 19 registers clock pin with no clock"!
How can I find those registers with no clock?
Help me!
Thanks!
"get_disconn_regs" dc-tcl procedure returns TCL list of regs without clocks:


# Convert DC collection to TCL list
#----------------------------------
proc c2l {collection} {
set my_list {}
foreach_in_collection coll_element $collection {
set element [get_object_name $coll_element]
lappend my_list $element
}
return $my_list
}

#-----------------------------------
proc get_disconn_regs {
set nc_regs [all_registers -cells]
set clks [get_clocks *]
foreach clk [c2l $clks] {
set clk_regs [all_registers -cells -clock $clk]
set nc_regs [remove_from_collection $nc_regs $clk_regs]
}
return [c2l $nc_regs]
}


Regards,
Aelxander Gnusin
 
Recently, I comes up against a problem about STA by tool PrimeTime.
After runing constraints, I check timing by check_timing.
And warnings is "There are 19 registers clock pin with no clock"!
How can I find those registers with no clock?
Help me!
Do a "derive_clocks", then "report_clocks"
If a register's clock-pin doesn't trace back to the design's
primary ports, Design_Compiler will give it a ridiculously long
name.
 

Welcome to EDABoard.com

Sponsor

Back
Top