A simple VHDL question

[jaypt@hotmail.com]

Could anyone explain what is the meaning of

out0 <= (others => '0');

in the following VHDL code.

if reset = '1' then
out0 <= (others => '0');
out1 <= (others => '0');
else
out0 <= in0;
out1 <= in1;
end if;

Thanks,

Jay